

# OTAKU NO GAMEBOY

http://www.gdbviewer.org/  
 http://www.otaokunozoku.com/gameboy.html  
 Gameboy Crib Sheet  
 V1.0 99/08/23

Op-code	Destination	Source	Z	N	H	Ck	Size
ADC A,(HL)	A	(HL)	R	O	R	R	2 1
ADC A,n8	A	8-bit integer	R	O	R	R	2 1
ADC A,r8	A	A,B,C,D,E,H,L	R	O	R	R	1 1
ADD A,(HL)	A	(HL)	R	O	R	R	2 1
ADD A,n8	A	8-bit integer	R	O	R	R	2 2
ADD A,r8	A	A,B,C,D,E,H,L	R	O	R	R	2 1
ADD HL,r16	HL	BC,DE,SP	O	R	R	R	2 1
ADD SP,e8	SP	8-bit offset	O	R	R	R	4 2
AND (HL)	A	(HL)	R	O	I	R	2 1
AND n8	A	8-bit integer	R	O	I	R	2 2
AND r8	A	A,B,C,D,E,H,L	R	O	I	R	1 1
BIT n3,(HL)	Zero Flag	(HL)	R	O	I	R	3 2
BIT n3,r8	Zero Flag	A,B,C,D,E,H,L	R	O	I	R	2 2
CALL cc,n16	PC	16-bit addr			6 / 3		
CALL n16	PC	16-bit addr			6		
CCF	Carry Flag		O	R	I		1 1
CP (HL)	Flags	(HL)	R	I	R	R	2 1
CP n8	Flags	8-bit integer	R	I	R	R	2 2
CP r8	Flags	A,B,C,D,E,H,L	R	I	R	R	1 1
CPL	A	A	R	O	R	R	1 1
DAA	A		I	I	I	R	1 1
DEC x			I	I	I	R	1
DI					1		1
EI					1		1
HALT					1		1
INC (HL)	(HL)	(HL)	R	O	R	R	3 1
INC r16	BC,DE,HL,SP		R	O	R	R	2 1
INC r8	A,B,C,D,E,H,L		R	O	R	R	1 1
LD					1		1
HALT					1		1
INC (HL)	(HL)	(HL)	R	O	R	R	3 1
INC r16	BC,DE,HL,SP		R	O	R	R	2 1
INC r8	A,B,C,D,E,H,L		R	O	R	R	1 1
JP (HL)	PC	(HL)			1		1
JP cc,n16	PC	16-bit addr			4 / 3		
JP n16	PC	16-bit addr			4		
JR cc,n8	PC	8-bit integer			3 / 2		
JR n8	PC	8-bit integer			3		
LD (C),A	(C)	A			2		1
LD (HL),n8	(HL)	8-bit integer			3		2
LD (HL),r8	(HL)	A,B,C,D,E,H,L			2		1
LD (n16),A	(16-bit addr)	A			4		3
LD (n16),SP	(16-bit addr)	SP			5		3
LD (r16),A	(BC),(DE),(HL)	A			2		1
LD A,(C)	A	(C)			2		1
LD A,(n16)	A	(16-bit addr)			4		3
LD A,(r16)	A	(BC),(DE),(HL)			2		1
LD HL,(SP+e8)	HL	(SP+8-bit off)	O	R	R	R	3 2
LD r16,n16	BC,DE,HL,SP	16-bit int			3		3
LD r8,(HL)	A,B,C,D,E,H,L	(HL)			2		1
LD r8,n8	A,B,C,D,E,H,L	8-bit integer			2		2
LD r8,r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L			1		1
LD SP,HL	SP	HL			2		1
LDD (HL),A	(HL)	A			2		1
LDD A,(HL)	A	(HL)			2		1
LDH (n8),A	(8-bit off)	A			3		2
LDH A,(n8)	A	(8-bit off)			3		2
LDI (HL),A	(HL)	A			2		1
LDI A,(HL)	A	(HL)			2		1
NOP					1		1
OR (HL)	A	(HL)	R	O	O	R	2 1
OR n8	A	8-bit integer	R	O	O	R	2 2
OR r8	A	A,B,C,D,E,H,L	R	O	O	R	1 1
POP r16	AF,BC,DE,HL	(SP)			3		3
PUSH r16	(SP)	AF,BC,DE,HL			4		3
RES n3,(HL)	Bit in Memory	(HL)			3		2
RES n3,r8	Bit in Register	A,B,C,D,E,H,L			2		2
RET	PC				4		1
RET cc	PC	Condition Flag			5 / 2		1
RETI	PC				4		1
RL (HL)	(HL)	(HL)	R	O	R	R	4 2
RL r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R	O	R	R	2 2
RLA	A	A	O	O	R	R	1 1
RLC (HL)	(HL)	(HL)	R	O	R	R	4 2
RLC r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R	O	R	R	2 2
RLCA	A	A	O	O	R	R	1 1
RR (HL)	(HL)	(HL)	R	O	R	R	4 2
RR r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R	O	R	R	2 2
RRA	A	A	O	O	R	R	1 1
RRC (HL)	(HL)	(HL)	R	O	R	R	4 2
RRC r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R	O	R	R	2 2
RRCA	A	A	O	O	R	R	1 1
RST f	PC				4		1
SBC A,(HL)	A	(HL)	R	I	R	R	2 1
SBC A,n8	A	8-bit integer	R	I	R	R	2 2
SBC A,r8	A	A,B,C,D,E,H,L	R	I	R	R	1 1
SCF	Carry Flag		O	O	I	R	1 1
SET n3,(HL)	Bit in Memory	(HL)			3		2
SET n3,r8	Bit in Register	A,B,C,D,E,H,L			2		2
SLA (HL)	(HL)	(HL)	R	O	R	R	4 2
SLA r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R	O	R	R	2 2
SRA (HL)	(HL)	(HL)	R	O	R	R	4 2
SRA r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R	O	R	R	2 2
SR (HL)	(HL)	(HL)	R	O	R	R	4 2
SRL r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R	O	R	R	2 2
STOP					1		2
SUB (HL)	A	(HL)	R	I	R	R	2 1
SUB n8	A	8-bit integer	R	I	R	R	2 2
SUB r8	A	A,B,C,D,E,H,L	R	I	R	R	1 1
SWAP (HL)	(HL)	(HL)	R	O	O	R	4 2
SWAP r8	A,B,C,D,E,H,L	A,B,C,D,E,H,L	R	O	O	R	2 2
XOR (HL)	A	(HL)	R	O	O	R	2 1
XOR n8	A	8-bit integer	R	O	O	R	2 2
XOR r8	A	A,B,C,D,E,H,L	R	O	O	R	1 1

Instruction Descriptions (except shifts/rotates)	
ADC x,y	Add Y+CX to x
ADD x,y	Add y to x
AND x	AND x to A
BIT b,x	Test bit b of x
CALL c,x	If condition c is true call subroutine at x
CALL x	Call subroutine at x (push PC and jump to x)
CCF	Complement carry flag
CP x	Compare A with x
CPL	Complement A (1's complement)
DAA	Decimal adjust A (after add/sub of BCD data)
DEC x	Decrement x by 1
DI	Disable interrupts
EI	Enable interrupts
HALT	Halt (wait for interrupt or reset)
INC x	Increment x by 1
JP c,x	If condition c is true jump to location x
JP x	Jump to location x
JR c,d	If condition c is true jump relative by d
JR d	Jump relative by d
LD x,y	Load x with y (move y to x)
LDD x,y	Load A with (HL), DEC HL
LDI x,y	Load A with (HL), INC HL
NOP	No operation
OR x	OR x to A
POP x	Pop x from top of stack updating SP
PUSH x	Push x onto top of stack updating SP
RES b,x	Reset bit b of x (to 0)
RET	Return from subroutine (POP PC)
RET c	If condition c is true return from subroutine
RETI	Return from interrupt
RST x	Call subroutine at x (1 byte instruction)
SBC x	Subtract y+CY from x
SCF	Set carry flag (to 1)
SET b,x	Set bit b of x (to 1) instruction
STOP	Stop CPU until P1-P10 go high
SUB x	Subtract x from A
XOR x	XOR x to A





